Lab to fab at the wafer-scale for SiC (IMAGE)

Kyoto University

Lab to fab at the wafer-scale for SiC

Caption

A junction transistor fabricated on a 6-inch SiC epi-wafer.

Credit

KyotoU / Mitsuaki Kaneko

Usage Restrictions

None

License

Original content

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.