Machine-learning-guided process co-optimization for flexible carbon nanotube transistor logic (IMAGE)

Tsinghua University Press

Machine-learning-guided process co-optimization for flexible carbon nanotube transistor logic

Caption

Schematic of the machine-learning-guided process co-optimization framework. Through an iterative "Specify-Verify" loop, the framework maps circuit-level requirements onto multistep fabrication strategies, enabling high-performance CNT-TFTs and 2 V digital logic circuits on flexible substrates.

Credit

Nano Research, Tsinghua University Press

Usage Restrictions

News organizations may use or redistribute this image, with proper attribution, as part of news coverage of this paper only.

License

Original content

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.