CMOS Chip design (IMAGE)

Fraunhofer Institute for Applied Solid State Physics

CMOS Chip design

Caption

At Fraunhofer IAF, artificial intelligence and microelectronics come together: As part of the FRAUKE and FIZ Chip AI initiatives, new AI-supported chip design methods are being developed—made in Heilbronn and Baden-Württemberg.

Credit

Fraunhofer IAF

Usage Restrictions

the use of this image is permitted exclusively in connection with this press release and with indication of the copyright.

License

Original content

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.