Figure 1 (IMAGE)

Singapore University of Technology and Design

Figure 1

Caption

Schematic representation of the data loading to and retrieval from the device that occurs in the serial model and parallel mode, respectively (left panel) and the table showing changes of the states in the three bits during operations (right panel).

Credit

SUTD

Usage Restrictions

Image should be used with appropriate caption and credit.

License

Original content

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.