Schematic diagram and ADC clock phase of the conventional sampling method (IMAGE)

Opto-Electronic Journals Group

Schematic diagram and ADC clock phase of the conventional sampling method

Caption

Fig. 2 | (a) and (c) Schematic diagram and ADC clock phase of the conventional sampling method; (b) and (d) Schematic diagram and ADC clock phase of the proposed PMS algorithm.

Credit

Junhui Wu, Zhilin Xu, Qizhen Sun

Usage Restrictions

News organizations may use or redistribute this image, with proper attribution, as part of news coverage of this paper only.

License

Licensed content

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.