Figure 2 (IMAGE)

Tohoku University

Figure 2

Caption

The measured photovoltage output (peak height) versus gate 2 bias voltage waring from the minimal charge neutrality point to positively high when gate 1 bias is kept. The inset schematics draw cross-sectional carrier density and temperature profiles in the transistor channel.

Credit

Koichi Tamura et al.

Usage Restrictions

Reporters may use freely these materials in news coverage with appropriate credit information.

License

Original content

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.