Figure 3. The Hiddenite chip (IMAGE)

Tokyo Institute of Technology

Figure 3. The Hiddenite chip

Caption

Fabricated using 40nm technology, the core of the chip area is only 4.36 square millimeters.

Credit

Masato Motomura from Tokyo Tech

Usage Restrictions

Credit must be given to the creator. Only noncommercial uses of the work are permitted. No derivatives or adaptations of the work are permitted.

License

CC BY-NC-ND

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.