Figure 2. A schematic of the overall chip architecture for Hiddenite (IMAGE)

Tokyo Institute of Technology

Figure 2. A schematic of the overall chip architecture for Hiddenite

Caption

The new Hiddenite chip offers on-chip weight generation and on-chip “supermask expansion” to reduce external memory access for loading model parameters.

Credit

Masato Motomura from Tokyo Tech

Usage Restrictions

Credit must be given to the creator. Only noncommercial uses of the work are permitted. No derivatives or adaptations of the work are permitted.

License

CC BY-NC-ND

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.